Matrix Computation Acceleration in the Presence of Data Layout Conversion (work-in-progress)

LATHC'23 Workshop Chenchen Tang, Frank Gao, *Kai-Ting Amy Wang Feb 26th, 2023





Background, DaVinci Architecture



Scalar Unit, Vector Unit, Cube Unit 5 memory on-chip buffers 3 Memory Transfer Engines (MTEs)



Background, DaVinci Architecture, GEMM



- Fractal Layouts:
- A (zZ), B (nZ), C (zN)

GEMM Formula: $C = aC + \beta AB$

Dataflow (assume a = 1.0, β = 1.0) :

- 1. Copy initial Matrix C from GM to UB (MTE2).
- 2. Copy data of Matrix A and B from GM to L1A and L1B (MTE2).
- 3. Load data of Matrix A and B from L1A and L1B to L0A and L0B (MTE1).
- 4. Cube multiplies data from LOA and LOB; Stores results to LOC (Cube).
- 5. Copy results from LOC to UB (Vector).
- 6. Copy results from UB to GM (MTE3).





Motivating Use case



Many GEMMs with small K and large M, N, causing a large C

• Performing post layout conversion on C can be expensive.

Problem & Existing Solution:

- Difficult to keep data of each LU step in fractal layouts since computing Linv/Uinv requires row-wise operations.
- Perform pre/post-layout conversions before/after each LU step.

Research Question:

• Can we combine data layout conversions with data movement operations (i.e. DMAs) efficiently?





Matrices are pre/post processed, so all is well!

• •

What happens with "fractalization-ondemand"?



Consequence of "fractalization": bring only thin slices of A and B into L1 each DMA, and mad of 2 slices under utilizes cube unit and results in large C.

Row, Column, Row **Execution Pipeline**



Begin second

Row, Row, Row





N

first column



C (Row)

Row, Row, Row **Execution Pipeline**



Column, Column, Column

- C=AB, $C^T = B^T A^T$ (for each 16x16 fractal)
- **TODO:** After swap LOA and LOB, LOC size changes from bM*bN to bN*bM. UB is bM*bN. LOC and UB sizes don't match.







Column, Column, Column





As bad as RRR, now we need to do 3 DMAs before getting a slice of A!

Column, Column, Column **Execution Pipeline**



Performance Results

- Performance presented in half x half -> half, single aicore, ascend-910
- **"Fractalizing"** is limits the choices of tiling:
 - RCR
 - $bM * K + 2 * (16 * bN) \le L1_{size}$
 - bM * 16 <= LOA size
 - $16 * bN \leq LOB$ size
 - bM * bN <= LOC size
 - 2 * bM * bN <= UB Size
 - RRR
 - bM * K + 2 * (K * bN) <= L1_size
 - bM * 16 <= LOA_size
 - 16 * bN <= LOB_size
 - bM * bN <= LOC size
 - 2 * bM * bN <= UB size



Performance Results

М	K	N	TFlops
32000	1280	31856	3.60346
48000	1280	31856	3.60392
64000	1280	31856	3.60416
80000	1280	31856	3.60456
96000	1280	31856	3.60456
96000	1280	3168	3.39240
96000	1280	63888	3.60721

Table 1. RCR input data

Table 2. RRR input data

М	K	N	TFlops
4800	384	9600	1.78096
9600	384	15360	1.80564
22800	384	13440	1.80744
24800	384	15360	1.81087
54000	384	15360	1.80899
58800	384	10752	1.81146
62400	384	15360	1.81146

Why does RRR perform poorly?

- 1. Suffers from long start-up latency in the initial stage.
- 2. Unbalanced computation, DMA overlap in normal stage.
 - MTE2 not busy all the time, i.e. can not overlap with K/16 worth of the compute pipeline.

start-up al stage. putation, ormal stage. all the time, erlap with K/16 ompute

Performance Results

Table 1. 4D fractal layout input data with DB in L0

M	K	N	TFlops
65536	512	65536	7.27
16384	512	16384	7.21

Table 2. 4D fractal layout input data without DB in L0

M	K	N	TFlops
65536	512	65536	4.17
16384	512	16384	4.07

Table 3. 4D fractal layout input data with DB in L0 with pre post processing time

M	K	N	TFlops
65536	512	65536	2.84

Why does fractal layout perform so well? Fully utilize L0 to achieve largest MAD

- possible

But let's account of pre/post layout conversions with 16 CPU cores • Performance drops from 7.2 to 2.8 TFlops



Double buffering at L0 makes a difference

Conclusion: How do we improve it? 1.8 TFlops (RRR) < 2.8 Tflops < 3.6

..... To be continued..

Thank you!

Q & A

